[meta-xilinx] [kernel:spi] controller without 8 bit support

Adrian Fiergolski Adrian.Fiergolski at cern.ch
Mon Mar 13 13:38:26 PDT 2017

Previous message: [meta-xilinx] [PATCH] image_types_zynq.bbclass: introduce an SD/eMMC image creation class
Next message: [meta-xilinx] PCI Express not working with Intel Gigabit ET Dual port Server Adapter
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Hi,

How to use xilinx-spi with a Xilinx SPI IP supporting 16 bit transmission ?

In current implementation I observe transmissions errors (SPI mirror
implemented in FPGA fabric) as only part of the 16 bit word is being sent.

Regards,
Adrian

Previous message: [meta-xilinx] [PATCH] image_types_zynq.bbclass: introduce an SD/eMMC image creation class
Next message: [meta-xilinx] PCI Express not working with Intel Gigabit ET Dual port Server Adapter
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the meta-xilinx mailing list